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Chapter 1
Introduction
The well known Moore’s law predicts that the number of transistors on an
integrated circuit doubles about every two years. In the near future, it will
be possible to integrate all components of an electronic system into a single
integrated circuit.
At present, synchronous circuits, which are synchronized by global clock
signals, dominate the electronic industry. There are many design tools and
much experience in this area.
However, the design cost of integrating all system components in an syn-
chronous circuits is increasing. These components could have been designed
for different clock periods. Therefore, a global clock period must be found to
synchronize them. This search can be a very hard problem to solve.
In contrast, asynchronous circuits, which have not global clock signals, are
free from global synchronizations. Therefore, the power consumption is allevi-
ated among other factors.
Asynchronous circuits are starting to be accepted by the electronic industry
and companies are releasing their design tools. Handshake Solutions, a line of
business of Philips, is the first company in commercially exploit them.
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There are design tools to easily specify asynchronous circuits but their imple-
mentations can be improved. Also there are design tools to efficiently implement
asynchronous circuits but they are difficult to design. However, in the last years,
there have appeared new design flows to design asynchronous circuits.
In this document, a new design flow is proposed, which combines previous
tools to easily specify and efficiently implement asynchronous circuits. Also two
necessary applications are presented, which have been implemented to perform
it. Some experimental results are showed, which proves the improvement in
area on several examples.
The document is structured as follows: chapter 2 introduces some basic
theory; chapter 3 describes the existing design tools; chapter 4 presents the new
design flow; finally chapter 5 shows the experimental results.
Chapter 2
Basic Theory
This chapter presents some basic theory necessary to understand the following
chapters. Section 2.1 describes asynchronous circuits and speed-independent
circuits. Section 2.2 describes Petri nets, signal transition graphs, state graphs
and implementability conditions. Section 2.3 describes the synthesis of speed-
independent circuits from signal transition graphs. Section 2.4 describes hand-
shake circuits, the handshake protocol and handshake components.
2.1 Asynchronous Circuits
Synchronous circuits are sequenced by one or more globally distributed periodic
timing signals. In contrast, asynchronous circuits may be sequenced by other
options than global periodic clock signals.
Asynchronous circuits can be classified into:
• Delay-insensitive (DI) circuits, which operate correctly regardless of the
delays on their gates and wires.
• Speed-independent (SI) circuits, which operate correctly regardless of the
delays on their gates. Their wires are assumed to have negligible delay.
• Self-timed circuits, which contain groups of self-timed elements. Each
element is contained in an equipotential region, where wires have negligible
or well-bounded delay. An element may be an SI circuit or a circuit whose
correct operation relies on use of local timing assumptions. No timing
assumptions are made on the communication between regions.
2.2 Petri Nets
Petri Nets (PN) are a graphical and mathematical model for describing and
studying concurrent, asynchronous, distributed, parallel, nondeterministic and/or
stochastic systems.
A PN is a 4-tuple, N = (P, T, F,m0) where:
• P is a finite set of places,
• T is a finite set of transitions,
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• F ⊆ (P × T ) ∪ (T × P ) is the flow relation,
• m0 ∈ N|P | is the initial marking.
A PN is represented as a directed and bipartite graph consisting of two kinds
of nodes, places and transitions, where arcs are from a place to a transition or
from a transition to a place. Places are drawn as circles and transitions as bars
or boxes.
A marking assigns to each place a nonnegative integer. If a marking assigns
to place p a nonnegative integer k, we say that p is marked with k tokens and
we place k dots in place p. A marking, denoted by m, is a |P |-vector where the
pth component, denoted by m(p), is the number of tokens in place p.
For example, figure 2.1(a) shows a PN with three places p1, p2 and p3 and
one transition t. The places p1 and p2 are input places and the place p3 is an
output place of the transition t. The initial marking assigns one token to the









Figure 2.1: A marking (a) before and (b) after a transition firing
A marking in a PN is changed according to the firing rule:
1. A transition t is enabled if each input place p of t is marked.
2. An enabled transition may or may not fire.
3. A firing of an enabled transition t removes one token from each input
place p of t, and adds one token to each output place p of t.
For example, figure 2.1(a) shows the marking before firing the enabled tran-
sition t, which is enabled because the input places p1 and p2 are marked. Figure
2.1(b) shows the marking after firing t, where the tokens of the places p1 and
p2 have been removed and the token of the place p3 has been added.
A marking mn is reachable from a marking m0 if there is a sequence of
firings σ = t1t2 . . . tn that transforms m0 to mn, denoted by m0[σ〉mn. The set
2.2. PETRI NETS 11
of all possible markings reachable from m0 is denoted by [m0〉. The reachability
graph can be obtained considering the set of reachable markings as the set of
states and the transitions among these markings as the transitions between the
states.
2.2.1 Signal Transition Graphs
Transitions in a PN can represent signal changes of an asynchronous circuit.
A Signal Transition Graph (STG) is a triple (N,Σ,Λ) where:
• N = (P, T, F,m0) is a PN,
• Σ is the set of signals,
• Λ : T → Σ×{+,−} is the labeling function which maps rising and falling
signal transitions to transitions in the PN.
Signals in a STG are splitted into: inputs, outputs, internals and dummies.
Input and output signals are in the interface of an asynchronous circuits. Output
and internal signals must be synthesized. And dummy signals do not represent
any event in the behaviour of an asynchronous circuits.
For example, figure 2.2(a) shows the interface of an asynchronous controller
with three input signals a, b and c and two output signals x and y. Figure 2.2(b)
shows the STG specifying its behavior, where implicit places (with one input
















Figure 2.2: An asynchronous controller (a) interface and (b) STG
The behavior described in the STG is the following:
At the beginning, transitions a+ and b+ are enabled because their input places
have a token. After their concurrent firing, x+ and y+ are enabled. When they
fire concurrently, sequence c+ x- c- can fire. x+ and y- are enabled after firing
c-. b- can fire when x+ and y- fire concurrently. After its firing, x- and y+ are
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enabled. When they fire concurrently, sequence a- y- can fire. The marking is
the same that at the beginning when y- fires.
2.2.2 State Graphs
The State Graph (SG) is the encoded reachability graph of a STG.
A SG is a 5-tuple A = (S,Σ, T, sin, λ) where:
• S is the set of states,
• Σ is the set of signals,
• T ⊆ S × Σ × {+,−} × S is the labeled transition relation among source
states, rising and falling signal transitions and destination states,
• sin is the initial state,
• λ : S → B|Σ| is the encoding function which maps signal values to states
in the SG.
λx(s) is the value of signal x in state s.
For example, figure 2.3 shows the SG of the previous asynchronous controller,
where the initial state is drawn as a double circle and the order of signal values
in the encoding function is abcxy.





































Figure 2.3: The previous asynchronous controller SG
2.2.3 SI Implementability Conditions
An asynchronous circuit specification must satisfy the following properties to
be implementable as a SI circuit [6]:
• Boundedness: the set of states in the SG must be finite.
• Consistency : the rising and falling transitions of each signal alternate in
any trace.
• Complete State Coding (CSC): there are not two different states with
the same signal encoding and different behavior for an output or internal
signal.
• Persistency : no signal transition can be disabled by another signal tran-
sition, unless both signals are inputs.
For example, the STG of the previous asynchronous controller, showed figure
2.2(b), is not implementable because it does not satisfy the CSC property. In its
SG, showed in figure 2.3, there are different states with the same signal encoding
and different behavior for an output or internal signal, which are indicated with
filled circles.
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Some logic synthesis tools enforce the CSC property by inserting internal
signals to force a different encoding on this pair of states. For example, fig-
ure 2.4(a) shows the STG of the previous asynchronous controller with a new
internal signal csc0. Figure 2.4(b) shows its SG now without CSC conflicts.
b-















































Figure 2.4: The previous asynchronous controller (a) STG and (b) SG without
CSC conflicts
2.3 Synthesis of SI Circuits from STGs
If a specification of an asynchronous circuit satisfy the implementability condi-
tions, a logic equation can be automatically derived for each output and internal
signal x.
The states of the SG can be classified for signal x into four regions:
• the positive excitation region, ER(x+), which includes states where a rising
transition of x is enabled;
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• the negative excitation region, ER(x−), which includes states where a
falling transition of x is enabled;
• the positive quiescent region, QR(x+), which includes states where value
of x is 1 and x− is not enabled;
• the negative quiescent region, QR(x−), which includes states where value
of x is 0 and x+ is not enabled.
The next-state function for signal x can be computed by the excitation and
quiescent regions:
• in the ER(x+), value of x must change from 0 to 1;
• in the ER(x−), value of x must change from 1 to 0;
• in the QR(x+), value of x is 1 and it must not change;
• in the QR(x−), value of x is 0 and it must not change;.
For example, figure 2.5(a) shows a consistent and persistent STG of an asyn-
chronous circuit with two inputs b and c and two outputs a and d. Figure 2.5(b)







































Figure 2.5: Another asynchronous controller (a) STG and (b) SG
The logic equation for signal x can be derived, for example, by using a Kar-
naugh map. The next-state function can be used to fill its cells and nonreachable
states can be marked as don’t cares.
For example, figure 2.6 shows the Karnaugh map of the previous example
and the logic equation after performing boolean minimization.
If CSC property is not satisfied, there are two states with the same encoding
and different behavior for an output or internal signal. Therefore, the cell of
this encoding in the Karnaugh of this signal contains the values 0 and 1 and
no logic equation can be derived. This is the reason why CSC property is a
necessary condition for logic synthesis.



























Figure 2.6: Karnaugh map and logic equations of the previous asynchronous
controller
2.4 Handshake Circuits
Asynchronous circuits also can be specified by several computer languages.
These specifications can be translated into Handshake circuits, which are asyn-
chronous circuits composed of handshake components and channels. These
handshake components are synchronization components which communicate
through channels using a handshake protocol. This handshake protocol is a
synchronization protocol composed of a request and a acknowledge. Figure 2.7








Figure 2.7: A handshake circuit
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2.4.1 Handshake Protocol
The handshake protocol synchronizates two components through a channel.
When the active component needs to synchronizate with the passive compo-
nent, it sends a request. When the passive component receives this request,
it can perform some computation and replies with an acknowledge. If the ac-
tive (passive) component also needs to communicate some data to the passive
(active) component, then data is sent with the request (acknowledge). The be-
havior of the protocol is correct independently of the request and acknowledge
delays and the computation time.
The handshake protocol can be a two phases or a four phases protocol. If
it is a two phases protocol (showed in figure 2.8(a)), changes in value of signals
are interpreted as requests or acknowledges. In contrast, if it is a four phases
protocol (showed in figure 2.8(b)), rising transitions in signals are interpreted
as requests or acknowledges and, after handshakes, falling transitions return








Figure 2.8: The handshake protocol: (a) 2 phases and (b) 4 phases
2.4.2 Handshake Components
Every Handshake Component (HC) has a function and is composed of ports. Its
function is determined by its behavior through its ports. If a port starts (ends)
a communication, it is an active (passive) port. If a port only synchronizates, it
is a synchronization port. In contrast, if a port sends (receives) some data, it is
a output (input) port. Figure 2.9 shows a HC (drawn as a big circle), composed
of a passive synchronization port 0 (drawn as a little no filled circle with a line),
an active output port 1 (drawn as a little filled circle with an output arrow) and
a passive input port 2 (drawn as a little no filled circle with an input arrow). Its




Figure 2.9: A handshake component
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Chapter 3
State of the Art and
Problem Definition
This chapter presents several methodologies for the design of asynchronous cir-
cuits. Section 3.1 describes behavioral tools like Petrify, Assassin and Mini-
malist. Section 3.2 describes hardware description languages like Tangram and
Balsa. Section 3.3 describes structural methods like implemented in Moebius.
3.1 Behavioral Tools
As it is described in section 2.2, an asynchronous circuit can be specified by a








































Figure 3.1: The Sequencer asynchronous protocol (a) interface and (b) STG
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An asynchronous circuit can be implemented by behavioral tools. Given
a STG, they enforce the CSC, minimize the logic and construct a SI circuit.
For example, figure 3.2(a) shows the SG with a CSC conflict of the Sequencer
asynchronous protocol. Two different states, which are indicated with filled
circles in the figure, have the same encoding 100000, which is the value of
the signals, but the output behavior expected in each state is different from
the other. Figure 3.2(b) shows the STG of the Sequencer with a new internal
signal csc0 inserted by behavioral tools. Figure 3.2(c) shows the SG without
CSC conflicts of the Sequencer. The previous two different states with different




































































Figure 3.2: The Sequencer asynchronous protocol (a) SG with a CSC conflict,
(b) STG with signal csc0 and (c) SG without CSC conflicts
Several behavioral tools have been implemented, as Petrify [5], Assassin [12]
and Minimalist [8].
3.1.1 Petrify
Petrify is a tool for the synthesis and optimization of asynchronous circuits.
Given a STG, it produces an optimized net-list of an asynchronous circuit in
the target gate library while preserving the specified input-output behavior.
The design flow of Petrify is showed in figure 3.3. It translates a STG
into a SG and performs state assignment by solving the CSC problem. State
assignment is coupled with logic minimization and SI technology mapping. The
synthesis technique is based on the theory of regions.







Figure 3.3: The design flow of Petrify
3.2 Hardware Description Languages
It is difficult to specify large asynchronous circuits using STGs. How can we
specify, for example, a simple processor? Asynchronous circuits also can be
specified by Hardware Description Languages (HDLs), which are computer lan-
guages for formal description of the temporal behavior and spatial structure
of electronic systems. Handshake circuits can be obtained by Syntax Directed
Translation (SDT), which is a linear method of translating specifications into
nets of HCs.
For example, the ssem, a simple processor, can be specified with a hundred
of lines. Figure 3.4 shows the net of HCs resulting from the syntax-directed
compilation.
Tangram [15] and Balsa [7] are HDLs for specifying asynchronous circuits.
New flow designs have been proposed [4, 11, 14] to improve the implementation
of handshake circuits control part.


























































































































































































































































































































































































Figure 3.4: The ssem net of handshake components
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3.2.1 Balsa
Balsa is a framework for sinthesizing and a HDL for specifying asynchronous
circuits. The approach adopted, as in Tangram, is the SDT into HCs. There is
a one-to-one mapping between the language and the HCs.
The design flow of Balsa framework is showed in figure 3.5. balsa-c compiles
a Balsa specification into a Breeze specification (HC netlist) and balsa-netlist
produces a netlist appropriate to the target technology from a Breeze descrip-







Figure 3.5: The design flow of Balsa framework
3.3 Structural Tools
Behavioral tools suffer the state explosion problem: they construct the SG to
synthesize the logic. For example, figure 3.6 shows the interface, the STG
and the SG with CSC conflicts of the Parallelizer asynchronous protocol. The
number of states is exponential with respect the number of transitions and
places.
Structural tools can enforce the CSC without constructing the SG. For ex-
ample, figure 3.7(a) shows the STG of the Concur asynchronous protocol with
the new internal signals csc 1 and csc 2 inserted by structural tools. Figure
3.7(b) shows the SG without CSC conflicts of the Concur.
Several structural methods [2, 3] have been implemented in Moebius. Other
techniques to check the CSC without constructing the SG have been proposed
[9, 10].



























































































a_ack-b_ack+a_ack+b_ack- a_req- b_ack+b_req- a_ack-
(c)
Figure 3.6: The Parallelizer asynchronous protocol (a) interface, (b) STG and































































































csc_1+ a_req- b_req-csc_1+ a_ack- b_req- csc_2+a_req- b_ack-
(a) (b)
Figure 3.7: The Parallelizer asynchronous protocol (a) STG and (b) SG without
CSC conflicts
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3.3.1 Moebius
Moebius is a tool for the synthesis of asynchronous circuits. Given a STG, it
produces the projections of the noninput signals into their support. It imple-
ments Integer Linear Programming (ILP) methods for checking the CSC and
calculating the support of noninput signals.
The support of a signal is usually a small subset of all the signals. The
greater part of the signals in a projection are labeled as dummy. Therefore, the
SG of a projection has not much states and behavioral tools can synthesize its
signal.
The design flow of Moebius is showed in figure 3.8. First, it encodes a STG
with structural methods and forces CSC with ILP. Then, it optimizes the STG
and checks CSC with ILP. After that, it projects the noninput signals into their
support and calculates them with ILP. Finally, the projections of the noninput
signals can be synthesized with state-based tools, as Petrify.
Optimization





Support for noninput signals
Calculate supports with ILP
State−based synthesis
Structural encoding
Force CSC with ILP
Figure 3.8: The design flow of Moebius
Figure 3.9(a) shows the projection STG into the signal a req support (a req,
activate req and csc 2 ) of the Concur asynchronous protocol. The number of
nondummy signals is fewer than in the previous STG. Figure 3.9(b) shows the
projection SG into the signal a req support of the Concur. The number of
states is fewer than in the previous SG. The STGs of the projections now can
be synthesized by behavioral tools.



















Figure 3.9: The signal a req projection (a) STG and (b) SG of the Concur
asynchronous protocol. Dummy transitions are denoted by the prefix “ eps”
Chapter 4
Methodology and Strategies
This chapter presents methodologies and strategies to benefit from advantages
and avoid from disadvantages of behavioral tools, hardware description lan-
guages and structural tools.
HDLs are easy tools for specifying asynchronous circuits. However, HDL
implementations can be improved by behavioral tools. But behavioral tools can
suffer the state explosion problem. Therefore, structural tools can be used to
minimize the state explosion problem.
Section 4.1 describes a new design flow for asynchronous circuits. Section 4.2
describes the necessary tools which have been implemented. Section 4.3 shows
a simple design example.
4.1 A new design flow for asynchronous circuits
We propose a new design flow, showed in figure 4.1. Balsa is used to specify
asynchronous circuits because it is easier than using STGs. First, balsa-c com-
piles a Balsa specification and produces a Breeze specification, which is a net
of HCs. Then, some control HCs are clustered, obtaining the clusters of control
HCs and a net of control, data and cluster HCs. After that, the control HCs
in the clusters are specified using STGs, which are composed to specify the
clusters of control HCs. Next, Moebius is used to enforce the CSC and split
this complex STGs into the projection STGs of the noninput signals, which
are simpler. Later, Petrify is used to synthesize this simple STGs, obtaining
the noninput signal equations. Then, this equations are efficiently mapped into
a basic gate library and they are translated into the Abs specifications of the
control HC clusters, which are necessary to implement this new cluster HCs.
Finally, balsa-netlist is used to implement the asynchronous circuit, obtaining a
gate-level netlist.
Clustering is only performed on some control HCs, because data HCs are
implemented efficiently by Balsa. Moreover, there are several control HC STGs
which violate the implementability properties and are not clustered.
If we use Moebius, we obtain simple STGs which can be sinthesized by Pet-
rify, reducing the state explosion problem in logic synthesis. Therefore, logic
optimization is performed on some control HCs and Balsa control part imple-
mentations can be improved.
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Figure 4.1: A new design flow for asynchronous circuits
4.2 breeze2stg and eqn2abs
breeze2stg is an application implemented to be used in the new design flow for
asynchronous circuits. It clusters some control HC in a Breeze specification and
describes their behavior with STG specifications.
Figure 4.2 shows the breeze2stg flow: first, breeze2ast reads a Breeze specifi-
cation and constructs an Abstract Syntax Tree (AST). Informally, an AST can
be defined as a forest with trees. Each tree is called part definition. For each
part definition in the AST, ast2graph constructs a graph with channels and com-
ponents as vertexs. After that, cluster-graph clusters some control components
in the graphs, replaces them with cluster components and constructs cluster
graphs. Next, graph2ast replaces channels and components in the part defini-
tions AST with them in the clustered graphs. Later, for each cluster graph,
graph2stg describes the cluster behavior with a STG and SRR performs simple
reduction rules on it. Finally, ast2breeze writes the clustered AST on a clus-
tered Breeze specification and stg2g writes the cluster STGs on cluster STG
specifications. The detailed definition of each step is described below.


















































































































































































































































Figure 4.2: The breeze2stg flow
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breeze2ast reads a Breeze specification and constructs an AST. A breeze file
has zero or more part definitions which have a set of channels and a set
of components. Each component has an identifier and a set of channel
numbers.
ast2graph constructs a graph with channels and components as vertexs from
a part definition AST. First, it adds a vertex for each channel. Then, it
adds a vertex for each component. Finally, it adds an edge for each channel
number between its component and the indicated channel. Channels are
processed as vertexs, instead of edges, because the construction of the
graph is guided by the channel numbers in component definitions. The
order of a channel connection in a component is stored in the edge between
the channel and the component.
cluster-graph clusters some control components in a graph, replaces them
with cluster components and constructs cluster graphs. This is the pseu-
docode of the clustering algorithm:
procedure cluster(graph)
for each component ∈ vertexs(graph) do
if is clustering(component) and not is splitting(component)
if cluster(graph, component, cluster graph)
// graph2stg //
function cluster(graph, cluster, cluster graph)
for each channel ∈ neighbours(cluster) do
if not is splitting(channel)
for each component ∈ neighbours(channel) do




cluster(graph, cluster, cluster graph)
return true
return false
Procedure cluster searches components which satisfy properties to be clus-
tered and are not selected components to split big clusters. For each
component founded, it tries to cluster this component with others. If it
achieves this clustering, graph2stg is called.
Function cluster searches channels which are cluster neighbours and are
not selected channels to split big clusters. For each channel founded, it
searches components which are channel neighbours, satisfy properties to
be clustered and are not selected components to split big clusters. For each
component founded, it removes this component from the graph, connects
the cluster with this component neighbour channels, adds this component
to the cluster graph and calls itself recursively.
This clustering algorithm performs the biggest possible clusters by se-
lecting components as clusters and trying to expand them as much as
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possible. If clusters obtained are too big, they can be splitted by selecting
some channels and/or components which can not be clustered.
graph2ast replaces channels and components in a part definition AST with
them in a clustered graph. First, it removes channels in the part definition
AST and, for each channel vertex in the clustered graph, it adds a channel
in the AST part definition. Then, it removes components in the part
definition AST and, for each component vertex in the clustered graph,
it adds a component in the AST part definition. Finally, for each edge
between a channel and a component in the clustered graph, it adds the
channel number indicated by this channel in this component AST.
graph2stg describes the behavior of a cluster graph with a STG. For each com-
ponent vertex, it describes the behavior of the component with a STG.
Channel vertexs are used to label signal transitions of component STGs.
Therefore, components STGs are composed automatically by sharing sig-
nal transitions.
Only a few components have been clustered and described with STG. Some
statistics have been performed to select this components. Table 4.1 shows
the components frequency in Balsa examples. All control components
without data ports have been selected (marked with boldface in the table),
except Loop component which has a non-consistent STG specification.
The behavioral descriptions of selected HCs using STGs can be founded
in appendix A.






























Table 4.1: The components frequency in Balsa examples
SRR performs Simple Reduction Rules [13] on a cluster STG to hide dummy
transitions and reduce the complexity of the synthesis.
Fusion of Series Places (FSP) as figure 4.3(a) shows.
Fusion of Series Transitions (FST) as figure 4.3(a) shows.
Fusion of Parallel Places (FPP) as figure 4.3(a) shows.
Fusion of Parallel Transitions (FPT) as figure 4.3(a) shows.
Elimination of Self-loop Places (ESP) as figure 4.3(a) shows.
Elimination of Self-loop Transitions (EST) as figure 4.3(a) shows.




Figure 4.3: The SRR: (a) FSP, (b) FST, (c) FPP, (d) FPT, (e) ESP and (f)
EST
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eqn2abs is another application implemented to be used in the new design flow
for asynchronous circuits. It basically translates the cluster signal equations
obtained with a mapping tool into the cluster Abs specification which balsa-
netlist uses to implement the cluster.
4.3 Example of two synchronized buffers
In this section, two synchronized buffers are designed. Their Balsa specification
is the following:
import [balsa.types.basic]
procedure seq par (input i1 : byte; output o1 : byte; input i2 : byte; output o2 : byte) is
variable x1 : byte












The two buffers concurrently read some data from the input and write this
data to the output.
First, balsa-c compiles the Balsa specification to obtain the following Breeze
Specification:










(sync (at 6 3 ”seq-par.balsa” 1)) ; 1
(pull 8 (at 7 10 ”seq-par.balsa” 1) (name ”i1”)) ; 2
(push 8 (at 11 10 ”seq-par.balsa” 1) (name ”o1”)) ; 3
(pull 8 (at 9 9 ”seq-par.balsa” 1) (name ”i2”)) ; 4
(push 8 (at 13 9 ”seq-par.balsa” 1) (name ”o2”)) ; 5
(pull 8 (at 13 15 ”seq-par.balsa” 1) (name ”x2”)) ; 6
(sync (at 13 12 ”seq-par.balsa” 1)) ; 7
(pull 8 (at 11 16 ”seq-par.balsa” 1) (name ”x1”)) ; 8
(sync (at 11 13 ”seq-par.balsa” 1)) ; 9
(sync (at 12 7 ”seq-par.balsa” 1)) ; 10
(push 8 (at 9 12 ”seq-par.balsa” 1) (name ”x2”)) ; 11
(sync (at 9 12 ”seq-par.balsa” 1)) ; 12
(push 8 (at 7 13 ”seq-par.balsa” 1) (name ”x1”)) ; 13
(sync (at 7 13 ”seq-par.balsa” 1)) ; 14
(sync (at 8 7 ”seq-par.balsa” 1)) ; 15
(sync (at 10 5 ”seq-par.balsa” 1)) ; 16
)
(components
(component ”$BrzVariable” (8 1 ”x1[0..7]” ””) (13 (8)) (at 3 3 ”seq-par.balsa” 0)) ; 0
(component ”$BrzVariable” (8 1 ”x2[0..7]” ””) (11 (6)) (at 4 3 ”seq-par.balsa” 0)) ; 1
(component ”$BrzLoop” () (1 16)) ; 2
(component ”$BrzSequenceOptimised” (2 ”S”) (16 (15 10))) ; 3
(component ”$BrzConcur” (2) (15 (14 12))) ; 4
(component ”$BrzFetch” (8 ”false”) (14 2 13)) ; 5
(component ”$BrzFetch” (8 ”false”) (12 4 11)) ; 6
(component ”$BrzConcur” (2) (10 (9 7))) ; 7
(component ”$BrzFetch” (8 ”false”) (9 8 3)) ; 8
(component ”$BrzFetch” (8 ”false”) (7 6 5)) ; 9
)
)
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Then, breeze2stg steps are performed. First, breeze2ast step constructs the
























































Figure 4.4: The constructed graph of the two synchronized buffers
After that, cluster-graph step clusters some control components to obtain
the clustered graph and the cluster graph.






































































Figure 4.5: The two synchronized buffers (a) clustered graph and (b) cluster
graph
The SequenceOptimised (identified as “;”) and the two Concur (identified
as “||”) components have been clustered.
Next, graph2ast step replaces channels an components of the original part
definition AST with them of the clustered graph and ast2breeze step writes the
following clustered Breeze specification:
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( import ”balsa.types.builtin” )








( sync ( at 6 3 ”seq-par.balsa” 1 ) )
( pull 8 ( at 7 10 ”seq-par.balsa” 1 ) ( name ”i1” ) )
( push 8 ( at 11 10 ”seq-par.balsa” 1 ) ( name ”o1” ) )
( pull 8 ( at 9 9 ”seq-par.balsa” 1 ) ( name ”i2” ) )
( push 8 ( at 13 9 ”seq-par.balsa” 1 ) ( name ”o2” ) )
( pull 8 ( at 13 15 ”seq-par.balsa” 1 ) ( name ”x2” ) )
( sync ( at 13 12 ”seq-par.balsa” 1 ) )
( pull 8 ( at 11 16 ”seq-par.balsa” 1 ) ( name ”x1” ) )
( sync ( at 11 13 ”seq-par.balsa” 1 ) )
( push 8 ( at 9 12 ”seq-par.balsa” 1 ) ( name ”x2” ) )
( sync ( at 9 12 ”seq-par.balsa” 1 ) )
( push 8 ( at 7 13 ”seq-par.balsa” 1 ) ( name ”x1” ) )
( sync ( at 7 13 ”seq-par.balsa” 1 ) )
( sync ( at 10 5 ”seq-par.balsa” 1 ) )
)
( components
( component ”$BrzVariable” ( 8 1 ”x1[0..7]” ”” ) ( 12 ( 8 ) ) ( at 3 3 ”seq-par.balsa” 0 ) )
( component ”$BrzVariable” ( 8 1 ”x2[0..7]” ”” ) ( 10 ( 6 ) ) ( at 4 3 ”seq-par.balsa” 0 ) )
( component ”$BrzLoop” ( ) ( 1 14 ) )
( component ”$BrzFetch” ( 8 ”false” ) ( 13 2 12 ) )
( component ”$BrzFetch” ( 8 ”false” ) ( 11 4 10 ) )
( component ”$BrzFetch” ( 8 ”false” ) ( 9 8 3 ) )
( component ”$BrzFetch” ( 8 ”false” ) ( 7 6 5 ) )
( component ”$BrzCluster0” ( ) ( 7 9 11 13 14 ) )
)
)
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There is not any SequenceOptimised or Concur component but there is a
Cluster0 component with the channel numbers of the clustered components.
Later, graph2stg step describes the behavior of the cluster graph with the

















Figure 4.6: The cluster STG of the two synchronized buffers
The SequenceOptimised STG (channels 16, 15 and 10), the first Concur STG
(channels 15, 14 and 12) and the second Concur STG (channels 10, 9 and 7) are
composed automatically by sharing the 15 and 10 channel transitions. These
shared transitions are marked as dummy because their channels are internal and
are not in the cluster interface.
Finally, SRR step performs simple reduction rules on the cluster STG and
stg2g step writes the cluster STG to a file.














Figure 4.7: The cluster STG of the two synchronized buffers after performing
SRR
Almost all dummy transitions have been hidden.
After breeze2stg, Moebius enforces the complete state coding (CSC) and
splits the complex STG into the projections STGs of the noninput signals. Next,
Petrify synthesizes this simple STGs to obtain the noninput signal equations.
Later, this equations are efficiently mapped into a basic gate library to obtain
the following equations:




[ack 16] =![254]∗!csc 1∗!ack 7∗!ack 9;
[249] =!csc 1;
[202] =!ack 7∗![249];
[csc 1] = [202] + ack 14;
[324] =!csc 2+![253];
[csc 2] =!req 16+![324];
[198] =!ack 9∗![253];
[csc 3] = [198] + ack 12;
[191] =!csc 1∗!req 14;
[req 12] =![191]∗![252];
[196] = csc 2 ∗ req 16;
[192] =!req 14∗![196];
[req 14] =!csc 1∗![192];
[194] =!csc 2∗!csc 3;
[193] =!req 9∗![194];
[req 7] =![193]∗![249];
[req 9] =!ack 14∗![253]∗!ack 12∗!req 14;
Then, eqn2abs translates this equations into the following cluster Abs spec-
ification:
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(nodes
(” X252” 1 0 1)
...
(” X193” 1 0 1)
)
(gates
( inv (node ” X252”) (node ”csc 2”) )
( inv (node ” X253”) (node ”csc 3”) )
( nand (node ” X254”) (node ” X253”) (node ” X252”) )
( nor (ack ” 16”) (node ” X254”) (node ”csc 1”) (ack ” 7”) (ack ” 9”) )
( inv (node ” X249”) (node ”csc 1”) )
( nor (node ” X202”) (ack ” 7”) (node ” X249”) )
( or (node ”csc 1”) (node ” X202”) (ack ” 14”) )
( nand (node ” X324”) (node ”csc 2”) (node ” X253”) )
( nand (node ”csc 2”) (req ” 16”) (node ” X324”) )
( nor (node ” X198”) (ack ” 9”) (node ” X253”) )
( or (node ”csc 3”) (node ” X198”) (ack ” 12”) )
( nor (node ” X191”) (node ”csc 1”) (req ” 14”) )
( nor (req ” 12”) (node ” X191”) (node ” X252”) )
( and (node ” X196”) (node ”csc 2”) (req ” 16”) )
( nor (node ” X192”) (req ” 14”) (node ” X196”) )
( nor (req ” 14”) (node ”csc 1”) (node ” X192”) )
( nor (node ” X194”) (node ”csc 2”) (node ”csc 3”) )
( nor (node ” X193”) (req ” 9”) (node ” X194”) )
( nor (req ” 7”) (node ” X193”) (node ” X249”) )
( nor (req ” 9”) (ack ” 14”) (node ” X253”) (ack ” 12”) (req ” 14”) ) )





This chapter presents the results obtained performing the new design flow on
the following Balsa examples: arbiter tree, population counter, shifter, SSEM
processor and stack.
Table 5.1 shows the following information: column Cluster reports the clus-
ter identifiers, then the number of HCs, number of places and transitions in its
signal transition graphs and the area of Balsa and the new design flow cluster
implementations are reported. For example, PopCount has been splitted into
13 clusters. The cluster 0, 3, 4 and 9 consist of 3 HCs and the underlying STGs
contains 34 places and 24 transitions. The area of the Balsa implementation for
each one of these clusters is 408, whereas the implementation of the new design
flow is 104.
Figure 5.1 compares, for each cluster in the Balsa examples, the area of Balsa
and the new design flow implementations. All new design flow implementations,
excepts SSEM Cluster 0, are better in area than Balsa implementations.
The HC net, clustered HC net, clusters HC nets and clusters STGs of the
Balsa examples can be founded in appendix B.
Example Cluster #HC |P| |T| Balsa New Design Flow
ArbTree 0 13 156 118 3464 2744
PopCount 0,3,4,9 5 54 36 680 312
1,2,5,6,8,11,12 3 34 24 408 104
7 4 44 30 544 208
Shifter 0 7 87 59 1920 960
SSEM 0 7 74 62 2112 2400
1 6 73 57 2208 1600
2 7 89 69 2240 2160
Stack 0 18 214 137 4160 2344
1 18 209 135 3984 2024
2 23 256 187 9720 7208
Table 5.1: The Balsa examples results
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Figure 5.1: The Balsa examples area results
Chapter 6
Discussion and Conclusions
A new design flow of asynchronous circuits has been presented. It combines
the advantages of the existent tools to easily specify and efficiently implement
asynchronous circuits. HDL implementations are improved with logic synthesis
and the state explosion problem of behavioral tools is minimized with structural
tools.
Two necessary applications to perform the new design flow have been im-
plemented. One application clusters HC nets resulting from the SDT of HDL
specifications and specifies the resulting clusters with STGs. The other applica-
tion translates cluster signals equations resulting from logic synthesis into HDL
cluster specifications.
The new flow design have been performed on several HDL specifications.
Structural methods have minimized the state explosion problem and have al-
lowed performing logic synthesis. The experimental results obtained shows the
improvement of HDL implementations.
As future work, all control HCs could be specified with STGs. New cluster-
ing techniques also could be implemented to avoid the indication of the splitting
components and channels in complex designs. Algorithms to eliminate redun-
dant places also could be implemented.
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This appendix describes the behavior of the selected HCs using STGs.
In [1], the behavior of HCs is described with a notation in terms of the
sequencing, concurrency and enclosure of their handshakes. To describe this
behavior with a STG, term expasion must be applied to terms of the notation.
In a 4 phase handshake protocol (see section 2.4), each term expands into the
up phase (indicated by 4) and the down phase (indicated by 5). A complete
expansion of a description can be obtained by sequentially composing up and
down phases.
In a complete expansion, cr (ca) denotes the request (acknowledge) signal of
port c, ↑ (↓) denotes the rising (falling) transition of a signal, “;” (“||”) denotes
sequentially (concurrency), “|” denotes choice and “*” denotes repetition.
These are the term expansions of the notation:
Active synchronization communication c
4( c ) = cr ↑ ; ca ↑
5( c ) = cr ↓ ; ca ↓
Sequencing A ; B
4( A ; B ) = 4(A) ; 5(A) ; 4(B)
5( A ; B ) = 5(B)
Concurrency A || B
4( A || B ) = ( 4(A) ; 5(A) ) || ( 4(B) ; 5(B) )
5( A || B ) = ε
Concurrency with synchronized phases A , B
4( A , B ) = 4(A) || 4(B)
5( A , B ) = 5(A) || 5(B)
Enclosure c : C
4( c : C ) = cr ↑ ; 4(C) ; ca ↑
5( c : C ) = cr ↓ ; 5(C) ; ca ↓
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Precedence overriding/grouping [ C ]
4( [ C ] ) = 4(C)
5( [ C ] ) = 5(C)
Indefinite repetition #[ C ]
4( #[ C ] ) = ( 4(C) ; 5(C) ) *
5( #[ C ] ) = ε
Communication choice [ a : A | b : B ]
4( [ a : A | b : B ] ) = ar ↑ ; 4(A) ; aa ↑ | br ↑ ; 4(B) ; ba ↑
5( [ a : A | b : B ] ) = ar ↓ ; 5(A) ; aa ↓ | br ↓ ; 5(B) ; ba ↓
Next sections present the descriptions, the complete expansion and the STGs
of the selected components with 2 inputs/outputs (they can be easily extended
to components with n input/outputs):
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A.1 Synch


















Figure A.1: (a) The Synch component and (b) its STG
4( #[ 0 : 1 : 2 ] ) = ( 0r ↑ ; 1r ↑ ; 2r ↑ ; 2a ↑ ; 1a ↑ ; 0a ↑ ; 0r ↓ ; 1r ↓ ; 2r
↓ ; 2a ↓ ; 1a ↓ ; 0a ↓ ) *
5( #[ 0 : 1 : 2 ] ) = ε
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A.2 SequenceOptimised

















Figure A.2: (a) The SequenceOptimised component and (b) its STG
4( #[ 0 : [ 1 ; 2 ] ] ) = ( 0r ↑ ; 1r ↑ ; 1a ↑ ; 1r ↓ ; 1a ↓ ; 2r ↑ ; 2a ↑ ; 0a ↑ ;
0r ↓ ; 2r ↓ ; 2a ↓ ; 0a ↓ ) *
5( #[ 0 : [ 1 ; 2 ] ] ) = ε
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A.3 Concur














Figure A.3: (a) The Concur component and (b) its STG
4( #[ 0 : [ 1 || 2 ] ] ) = ( 0r ↑ ; ( ( 1r ↑ ; 1a ↑ ; 1r ↓ ; 1a ↓ ) || ( 2r ↑ ; 2a ↑ ;
2r ↓ ; 2a ↓ ) ) ; 0r ↑ ; 0r ↓ ; 0a ↓ ) *
5( #[ 0 : [ 1 || 2 ] ] ) = ε
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A.4 DecisionWait























Figure A.4: (a) The DecisionWait component and (b) its STG
4( #[ 0 : [ 1 : 3 | 2 : 4 ] ] ) = ( 0r ↑ ; ( ( 1r ↑ ; 3r ↑ ; 3a ↑ ; 1a ↑ ) | ( 2r ↑ ;
4r ↑ ; 4a ↑ ; 2a ↑ ) ) ; 0a ↑ ; 0r ↓ ; ( ( 1r ↓ ; 3r ↓ ; 3a ↓ ; 1a ↓ ) | ( 2r ↓ ; 4r ↓ ;
4a ↓ ; 2a ↓ ) ) ; 0a ↓ ) *
5( #[ 0 : [ 1 : 3 | 2 : 4 ] ] ) = ε
The original DecisionWait STG can be modified because it can be non-
consistent. 1 The transitions of this channels alwFor example, if channels 2
and 4 are external (their transitions are not shared), after the rising transitions
of channels 1 and 3 there can be the falling transitions of channels 2 and 4.
Therefore, the rising and falling transitions of channels 1, 2, 3 and 4 don’t
alternate in this trace. In contrast, if channels 2 and 4 are internal (their
transitions are shared), after the rising transitions of channels 1 and 3 there
can not be the falling transitions of channels 2 and 4 because the marking does
not enable these transitions. The inconsistency can be solved by adding a place
between the rising and falling transitions of the external channels 2 and 4, as
figure A.5 shows. This place only enables the falling transitions of channels 2
and 4 if there have been their rising transitions.
1Inconsistency is due to the existence of transitions which are not shared by two components
because their channels are in the cluster interface and only have one neighbour component.



















Figure A.5: The consistent DecisionWait STG
The original DecisionWait STG also can be modified because it can have
irreducible CSC conflicts. 2 Figure A.6(a) shows the STG of this component
with internal channels 1, 2, 3 and 4 and other external channels 5 and 6 of
other components enclosing channels 1 and 2. The firing sequences r5+ r0+
r6+ and r6+ r0+ r5+ have the same encoding but can have different mark-
ings with different behaviors. For example, after the firing sequence r5+ r0+,
the dummy transitions r1up r3up a3up a1up can fire and, after firing the tran-
sition r6+, only the transitions a0+ and a5+ are enabled. In contrast, after
the firing sequence r6+ r0+, the dummy transitions r2up r4up a4up a2up can
fire and, after firing the transition r5+, only the transitions a0+ and a6+ are
enabled. Synthesis tools can not resolve this CSC conflicts by adding internal
signals. Figure A.6(b) shows the previous STG with internal signals csc1 and
csc2 replacing the dummy transitions r1up, a1down, r2up and a2down. The fir-
ing sequences r5+ r0+ r6+ and r6+ r0+ r5+, after the firing sequences csc1+
r3up a3up a1up or csc2+ r4up a4up a2up have different encoding. Therefore,
the CSC conflicts are solved.
2An irreducible conflict can not be solved without changing the behavior of the STG.




























































Figure A.6: (a) The STG with irreducible CSC conflicts and (b) the STG with-
out CSC conflicts of the DecisionWait STG
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A.5 Fork














Figure A.7: (a) The Fork component and (b) its STG
4( #[ 0 : [ 1 , 2 ] ] ) = ( 0r ↑ ; ( ( 1r ↑ ; 1a ↑ ) || ( 2r ↑ ; 2a ↑ ) ) ; 0a ↑ ; 0r
↓ ; ( ( 1r ↓ ; 1a ↓ ) || ( 2r ↓ ; 2a ↓ ) ) ;0a ↓ ) *
5( #[ 0 : [ 1 , 2 ] ] ) = ε
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A.6 Call















Figure A.8: (a) The Call component and (b) its STG
4( #[ [ 0 : 2 | 1 : 2 ] ] ) = ( ( ( 0r ↑ ; 2r ↑ ; 2a ↑ ; 0a ↑ ) | ( 1r ↑ ; 2r ↑ ; 2a
↑ ; 1a ↑ ) ) ; ( ( 0r ↓ ; 2r ↓ ; 2a ↓ ; 0a ↓ ) | ( 1r ↓ ; 2r ↓ ; 2a ↓ ; 1a ↓ ) ) ) *
5( #[ [ 0 : 2 | 1 : 2 ] ] ) = ε
The original Call STG can be modified because it can be non-consistent.
For example, if channel 1 is external (its transitions are not shared), after the
rising transitions of channel 0 there can be the falling transitions of channel
1. The inconsistency can be solved by adding a place between the rising and
falling transitions of the external channel 1, as figure A.9 shows. This place only











Figure A.9: The consistent Call STG
The original Call STG also can be modified because it can have irreducible
CSC conflicts. Figure A.10(a) shows the STG of this component with internal
channels 0 and 1 and other external channels 3 and 4 of other components
enclosing channels 0 and 1. The firing sequences r3+ r2+ a2+ r4+ and r4+
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r2+ a2+ r3+ have the same encoding but can have different markings with
different behaviors. For example, after the firing of the transition r3+, the
transitions r0up r2+ a2+ a0up can fire and, after firing the transition r4+,
only the transition a3+ is enabled. In contrast, after the firing of the transition
r4+, the transitions r1up r2+ a2+ a1up can fire and, after firing the transition
r3+, only the transition a4+ is enabled. Synthesis tools can not resolve this
CSC conflicts by adding internal signals. Figure A.10(b) shows the previous
STG with internal signals csc0 and csc1 replacing the dummy transitions r0up,
a0down, r1up and a1down. The firing sequences r3+ r2+ a2+ r4+ and r4+
r2+ a2+ r3+, after the firing sequences csc0+ r2+ a2+ a0up or csc1+ r2+






























Figure A.10: (a) The STG with irreducible CSC conflicts and (b) the STG
without CSC conflicts of the DecisionWait STG
The original Call STG also can be modified to compose STGs by sharing
transitions. For example, if channel 2 is internal, its transitions must be shared.
But they can not be shared because they are not unique and are indexed. It can
be solved by replacing indexed transitions with pre and post dummy transitions,
unique shared transitions and places between them, as figure A.11 shows.


























Figure A.11: The Call STG with unique shared transitions
This solution adds a lot of dummy transitions and places. Other solution is
that rising and falling transitions of channels 0 and 1 share unique rising and















Figure A.12: The efficient Call STG with unique shared transitions
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Appendix B
HC Nets and STGs of Balsa
Examples
This appendix shows for each Balsa example: the HC nets, clustered HC nets,
cluster HC nets and cluster STGs resulting from the new design flow.
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Figure B.1: The HC netlist of the arbiter tree








































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































Figure B.2: The clustered HC netlist of the arbiter tree







































































































































































































































































































Figure B.3: The cluster 0 HC netlist of the arbiter tree















































































































Figure B.4: The cluster 0 STG of the arbiter tree
































































































































































































































































































































































































































Figure B.5: The HC netlist of the population counter first part definition

















































































































































































































































































































































































































































































Figure B.6: The HC netlist of the population counter second part definition



























































































































































































































































































































































Figure B.7: The clustered HC netlist of the population counter first part defi-
nition

































































































































































































































































































































































































Figure B.8: The clustered HC netlist of the population counter second part
definition








































Figure B.9: The cluster 0 HC netlist of the population counter


























Figure B.10: The cluster 1 HC netlist of the population counter

































Figure B.11: The cluster 7 HC netlist of the population counter

































Figure B.12: The cluster 0 STG of the population counter























Figure B.13: The cluster 1 STG of the population counter

























Figure B.14: The cluster 7 STG of the population counter









































































































































































































































































































































































































































































































































































































































































































































































Figure B.16: The clustered HC netlist of the shifter





















































































































































































Figure B.18: The cluster 0 STG of the shifter


















































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































Figure B.20: The clustered HC netlist of the SSEM





































































































































































































































































Figure B.22: The cluster 1 HC netlist of the SSEM











































































































































































































Figure B.24: The cluster 0 STG of the SSEM
























































































































Figure B.26: The cluster 2 STG of the SSEM





































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































Figure B.28: The HC netlist of the stack second part definition



















































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































Figure B.30: The clustered HC netlist of the stack second part definition


























































































































































































































































































Figure B.32: The cluster 1 HC netlist of the stack






















































































































































































































































































































































































































































































































































































































Figure B.34: The cluster 0 STG of the stack























































































































Figure B.35: The cluster 1 STG of the stack
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p_4
int_ch_109_hc_6+ int_ch_98_hc_6+ int_ch_87_hc_6+ int_ch_76_hc_6+ int_ch_65_hc_6+ int_ch_54_hc_6+ int_ch_43_hc_6+ int_ch_32_hc_6+ int_ch_21_hc_6+ int_ch_10_hc_6+
p_0












































































































































Figure B.36: The cluster 2 STG of the stack
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